

# Exhibit A





## Exhibit B

THIS BOOK IS THE PROPERTY OF  HARRIS SEMICONDUCTOR GROUP, BOX 883, MELBOURNE, FLORIDA 32901  This Book is issued by and is returnable to the Library
User's Name Season  Location Used from Quege 1972, To 19 19 19 19 19 19 19 19 19 19 19 19 19
LABORATORY NOTEBOOK COMPANY P.D. BOX 188 HOLYOKE, MASS. 01040 When reordering these books ask for form WW-200-100 with special Harris Semiconductor Label.
EXHIBIT  TO COMM  TO

Case No. <u>04-1371-JJF</u> DEFT Exhibit No. DX 130 Date Entered \_\_\_\_\_ Signature \_\_\_\_\_

### ANALOG PRODUCTS DIVISION GOOD NUMBER LIST (MISC. OTHER)


DESCRIPTION	MRTG. NO. (DEVICE)	CHARGE NO	(PART NO.)	PLH	SIA	ACCOUNTING LEVELS
PRODUCTION KEYBOARD ENCODER	0165	5258	1601/10881	2250	AJ6B	01,04,06,07,08,09,15,25,35, 37,40,45,55,56,57,60.65,70, 80,91.92 (ALL LEVELS)
PHASED LOCKED LOOP	2820	5390	5941	2250	AJ6B	01.04,06,07,08,09,15,25,35, 37,40.45,55,56,57,60,65,70, 80,91.92 (ALL LEVELS)
CONDUCTIVITY CELL	55001	5394	1961	2250	AJ6B	01,04,06,07,08,09,15,25,35, 37,40,45,55,56,57,60,65,70,

3/24/82

WHITESON ONE LEADER OF SIGNED

SIGNED .

90 Beason marza 1927 High woltage Provides / hatingete and UPJFET:



N

design have de to to to to the deplite

And remember de southan it is

breakdown wester je

AT DATE 3/2 1/8 2 SUBJECT

PROJECT NO.

- 4.000 vid vett (180.000)

\$10,01

0.47%

SIGNED (1) Blason

Case 1:04-cv-01371-JJF Document 653-2 Filed 01/02/2008 Page 10 of 46

DATE 3/24/8247 EC

PROJECT NO.

WITNESSED AND UNDERSTOCK

SIGNED

SIGNED

องเม

DATE

EXTE 90 BOOSON 1982

# Exhibit C

in F



#### SEMICONDUCTOR SECTOR

A CONTRACTOR OF THE CONTRACTOR				
, 😽		FROM:	Section By	DATE
( )	T. N. Twomey	χ.	J. D. Beasom	12/3/84
*	<sup>20</sup> १ <del>८</del>		18	
eta da car caro men avelha				
7			3 E + 3 7 T	명 일
	cite trong Patent	Disclosure	らた ミスプフ	種 1

Please find attached a disclosure "A High Voltage Lateral MOS Structure with Reduced On Resistance". Devices of the disclosed type have been designed and included in a test mask set. They may be used in future bigh voltage analog switch and multiplexer products.

JO Beason

JDB:dg

M124

HIGHLY CONFIDENTIAL

Case No. 04-1371-JJF
DEFT Exhibit No. DX 558
Date Entered

Date Entered \_\_\_\_\_Signature \_\_\_\_\_

FCS1691462

#### INVENTION CHECKLIST

Instructions: This form is to be used for initial reporting of invention to Division Counsel. Items 1-9 should be completed. Check applicable block(s) in items 3-7. Item 10 will be completed by Counsel and copy returned to Preparer.

	reduced on registrance.
3.	Principal categorye 4. Current status:
देख	[ ] Process [ ] Concept only [x] Device [x] Experimental work begun [ ] Circuit [ ] Reduced to a practical embodiment
5.	Priority: 6. Usage:
₫.	[] High [] Proposed for use in HSD product [X] Moderate [] Currently used in HSD product [X] Other
7.	Date of first publication, offer of sale, or commercial uses
	None.
8.	Person(s) to contact for additional information:
	J. D. Bedson 7567
1/1	(elephone Ext.
	* Telephone Exic.
9.	Person who prepared this reports
	J. D. Beasom
	S S S S S S S S S S S S S S S S S S S

### A High Voltage Lateral MOS Structure

### With Reduced On Resistance

The lateral drift region MOS structure illustrated in Fig. I is a known structure which can be used to build high voltage MOS devices. The basic high voltage junction of the structure is the drain body junction.

The drift region is used to connect the high voltage part of the structure to the gate and source which never assume large voltages with respect to the body. The drift region acts as a JFET channel with the underlying MOS body acting as JFET gate. It is designed to rotally deplete as the drain body is reverse biased before critical field is reached in the channel to body depletion layer. In this way the drain body breakdown voltage is preserved and the source and gate over gate oxide are shielded from high drain body voltage by the pinched off JFET channel.

The resistance of the lateral drift region JFRT channel is in series with the MOS channel resistance, consequently the channel resistance of the device is the sum of these two individual resistances. The JFET channel, which must be quite long to sustain high drain body voltage, is often the larger of the two resistance terms. Thus it is desirable to find ways to reduce the resistance of the drift region so that devices of a given size can be made with smaller channel resistance.

The structure described in this disclosure provides the desired reduced channel resistance. The reduction in channel resistance is accomplished by addition of a top gate which lies over the channel to the prior art structure and is illustrated in Fig. 2. The top gate allows total channel doping to be increased because the top gate to channel depletion layer holds some channel charge when reverse biased in addition to that held by the bortom gate to channel depletion layer of the prior art structure. This additional channel charge (incited channel impurity stoms) causes the reduction in channel resistance.

The top gate must be designed differently than a normal JEET gate. It must be totally depleted at a body (to which it is connected) drain voltage below the breakdown voltage of the junction it forms with the drain which it abuts. It must also totally deplete before the body to channel depletion layer reaches the top gate to channel depletion layer, thus insuring that a large top gate to drain voltage is not developed by punch through action from the body. A normal JEET gate never totally depletes under any operating conditions.


The channel of the JFET drift region must contact the inversion tayer MOS surface channel where they meet. One way to achieve this is illustrated in Fig. 3. The top gate and channel are formed by ion implant using an angled implant mask at the channel edge. The angled mask edge causes the channel and top gate implants to curve to the surface as they are progressively retarded by the increasing thickness of the implant mask. Thus the channel comes to the surface beyond the end of the top gate.

Ž,

A High Voltage Laceral MOS Structure With Reduced on Restaura

Another method to bring the channel into contact with the surface uses diffusion. The channel and top gate are diffused (possibly after deposition by ion implant). The doping levels and diffusion times are chosen such that the channel diffuses beyond the end of the top gate and reaches the surface. This approach can be facilitated by choosing a top gate dopant which has a lower diffusion coefficient than that of the channel.

The top gate should be tied to the body which is the bottom gate of the drift region JECT. A particularly effective way to accomplish this is to overlap the end of the drift region near the MOS channel with the body contact region. To be effective the body contact must be higher in concentration than the channel so that it forms a continuous region borizontally sud/or vertically to the body region.



FCS1691466

FCS1691467

# Exhibit D



#### SEMICONDUCTOR SECTOR

068IV-JDB-28030

	<u> </u>	
7:	FROM:	DATE
T. N. Twomey	J. D. Beasom	4/24/85

SUBJECT: Broadening of Parent Disclosure SE-395 "A High Voltage Lateral MOS Structure"

The disclosure describes an improvement to lateral drift region type HOS devices. Interal transistors can also be made using a similar lateral drift region. Such devices are described in the U.S. patents of Sirai (4,285,236) and Sugawara et al (4,419,685).

The same modification which I have disclosed to improve the MOS device can be used to improve the lateral bipolar device. All the same design and structure considerations apply. Fig. 1 illustrates a prior art device and one with the improvement of my disclosure. Fig. 2 illustrates an improved device in which the drift region does not extend all the way to the N emitter shield. The device can also be made as shown in Fig. 2 but with the emitter shield deleted.

Also illustrated in Fig. 2 is use of a deep diffusion to form the collector. This leads to higher breakdown voltage. Kither the emitter step (as shown in Fig. 1) or a special step (as shown in Fig. 2) may be used to form the collector. The same is true for source and drain for the MOS device described in the original disclosure. The choice made will depend upon the desired device performance and does not affect the concept of the disclosure.

An extension of the concept which may be used to increase drain body breakdown for the MOS and collector base breakdown for the bipolar device is shown in Fig. 1. The drift region extends outward from the entire perimeter of the drain or collector. In this case, it acts to mitigate the breakdown reduction due to junction curvature.

Planar diode breakdown improvement by use of a surface layer of the conductivity type of the surface region (drain or collector in these examples) which extends out from the perimeter of that layer is known prior art. The improvement here is that a common set of process steps produces both a suitable breakdown improvement layer there N over P or P over W rather than prior art single conductivity type) and an improved drift region.


Signature

JDB:dg

M174


FCS1691469 Case No. 04-1371-JJF **DEFT** Exhibit No. DX 632 Date Entered

+191



drift region


fig 2




HIGHLY CONFIDENTIAL FCS1691471


+190

### Loteral PNP



P channel MOS





## Exhibit E

Case 1:04-cv-01371-JJF Document 653-2 Filed 01/02/2008 Page 26 of 46

Re: PI-Fairchild: Beasom subpoena & production

**From:** Jeff Bragalone [jbragalone@ShoreChan.com]

Sent: Monday, January 23, 2006 4:51 PM

**To:** Michael Headley **Cc:** Joseph Depumpo

Subject: RE: PI-Fairchild: Beasom subpoena & production

Michael -

As I mentioned in our phone conference this afternoon, your letter from last Friday is incorrect with respect to Mr. Beasom's compliance with the prior subpoena. The documents that I was referring to in our brief call last week are Intersil documents, for which you issued no subpoena. Accordingly, Mr. Beasom complied fully with the subpoena.

Nevertheless, as a courtesy, I will be sending you via email shortly a copy of one document that we intend to disclose to Mr. Beasom to refresh his recollection in preparation for his deposition. If we ultimately encounter any other documents that we believe should be produced, we will do so either at the deposition or, if practical, in advance.

Under the circumstances, I am unable to see how your client has suffered any prejudice, much less such significant prejudice that would warrant a postponement of the depositions. But, if you still believe that we have somehow prejudiced your client such that the deposition of Mr. Beasom should not go forward, please file a motion to that effect and set an immediate hearing with notice to this firm. Otherwise, we expect the depositions to go forward as noticed and subpoenaed, and we will not be amenable to reproducing any of the subpoenaed witnesses absent a Court order.

I trust this clarifies our position. If you have any questions, or would like to speak further, please feel free to give me a call.

-- Jeff

### SHORE CHAN BRAGALONEUP

Attorneys & Counselors at Law

Jeffrey R. Bragalone 325 North Saint Paul St. Suite 4450 Dallas, Texas 75201 214-593-9125 (Direct) 214-593-9110 (Firm) 214-593-9111 (Fax)

From: Michael Headley [mailto:Headley@fr.com]

**Sent:** Friday, January 20, 2006 9:05 PM **To:** Joseph Depumpo; Jeff Bragalone

Re: PI-Fairchild: Beasom subpoena & production

Subject: Re: PI-Fairchild: Beasom subpoena & production

Joe & Jeff,

Please see attached. Michael R. Headley Fish & Richardson P.C. 500 Arguello St., Suite 500 Redwood City, CA 94063-1526 (650) 839-5139 (direct) (650) 839-5071 (fax)

This e-mail may contain confidential and privileged information. If you received it in error, please contact the sender and delete all copies.

<<2006 Headley Itr to Bragalone and DePumpo re Beasom subpoena.pdf>>

# Exhibit F



04/24/2008 18:54 FAX

ORRICK, HERRINGTON & SUTCLIFFE LLP 1000 MARSH ROAD MENLO PARK, CA 94025 tel 650-614-7400 fax 650-614-7401 www.orrick.com

April 24, 2006

Brian H. VanderZanden (650) 614-7629 byanderzanden@orrick.com

#### VIA FACSIMILE

Michael R. Headley Fish & Richardson P.C. 500 Arguello Street, Suite 500 Redwood City, CA 94036

Re: Power Integrations v. Fairchild Semiconductor et al. (CA 04-1371 JJF)

#### Dear Michael:

As I mentioned in my previous letter, Fairchild is working with Intersil to collect any non-privileged documents Intersil may have that are relevant to Power Integrations' discovery requests. Please find the attached documents bearing Bates range FCS1691462 - FCS1691473, all marked Highly Confidential. We received a poor quality copy of these documents Friday, and did not receive a higher quality copy until today. They were not previously in our possession, custody, or control.

Please feel free to contact me with any issues concerning these documents, or any other Intersil documents.

Sincerely,

Brian H. VanderZanden

BHV:ma5

CC:

William J. Marsden, Jr. Howard G. Pollack



#### SEMICONDUCTOR SECTOR

	3	-*	-	·	43 8. 3.4		*
26	<u> </u>	ž.		FROM:	1	DATE: 12/3/84	
v.	T. N.	Twomey	ş .	A. Dr. Beeson			-
					<del>niji niji nama</del>		-

SUBJECT: Parent Disclosure

SE-395

Please find attached a disclosure "A High Voltage Lateral MOS Structure with Reduced On Resistance". Newlock of the disclosed type have been designed and included in a test mask set. They may be used in future bigh voltage analog switch and multipleater products.

Ja Beacon)

JUNE de

M124

### INVENTION CHECKLIST

ORRICK

Instructions: This form is to be used for initial reporting of invention to Division Counsel. Items 1-9 should be completed. Check applicable block(s) in items 3-7. Item 10 will be completed by Counsel and copy returned to Preparer.

Principal category:	· 🎎 '	Curre	nt status:	*
I Process  Device I Circuit Other	\$* <sup>24</sup>		Concept only Experimental wor Reduced to a pra- embodiment	tiegun tical
Priority:	<u></u> 6.	Usage	\$ e	*
C ] Hügh [x] Höderate [] Low			Proposed for use Currently used i Other	in HSD product
None.	ation, of	fer of	sale, or commerc	at user
	for addi	tional	informations	A CONTRACTOR OF THE STATE OF TH
Person(s) to contact	for addi	tional	information:	100 - 100 -
	for add	*		
Person(s) to contact	for add		7567	
Person(s) to contact			7567 Telephone Ext	

### A High Voltage Laceral HOS Structure

#### With Reduced On Resistance

The lateral drift region HOS structure illustrated in Fig. I is a known atructure which can be used to build high voltage HOS devices. The basic high voltage junction of the atructure is the drain body junction.

The drift region is used to connect the high voltage part of the structure to the gate and source which never assume large voltages with respect to the body. The drift region acts as a JEFF channel with the underlying MOS body acting as JEFF gate. It is designed to rotally deplete as the drain body is reverse biased before critical field is reached in the channel to body depletion layer. In this way the drain body breakdown voltage is preserved and the source and gate most gate oxide are shielded from high drain hody voltage by the pinched off JEFF channel.

The registrace of the lateral drift tegion JEAT channel is in series with the MOS channel resistance, consequently the channel resistance of the device is the sum of these two individual registances. The JEAT channel, which must be quite long to sustain high drain body voltage, is often the larger of the fee resistance nerus. Thus it is desirable to find ways to reduce the resistance of the drift neglon so that devices of a given size can be more with smaller channel registrance.

The structure described in this disclosure provides the desired reduced channel resistance. The reduction in channel resistance is accomplished by addition of a top gate which lies over the channel to the prior art structure and in Illustrated in Fig. 2. The top gate allows total channel doping to be increased because the top gate to channel depletion layer holds some channel charge then reverse blassed in addition to that held by the boston gate to channel depletion layer of the prior art structure. This additional channel charge (ionized channel impurity about causes the reduction in channel resistance.


The top gate must be designed differently than a normal JEET gate. It must be totally depleted at a body (to which it is connected) drain voltage below the breakdown voltage of the junction if forms with the drain which it abute. It must also totally deplete before the body to channel depletion layer reaches the top gate to channel depletion layer, thus insuring that a large top gate to drain voltage is not developed by punch through action from the body. A normal JEET gars never totally depletes under any operating conditions.

The channel of the JEET drift region must contact the inversion layer MOS surface channel where they neer. One way to achieve this is illustrated in Fig. 3. The top gate and channel are formed by ion implant using an angled implant mask at the channel adge. The angled mask adge causes the channel and top gate implants to curve to the surface as they are progressively retarded by the increasing thickness of the implant mask. Thus the channel comes to the surface beyond the end of the top gate.

A High Voltage Lateral HOS Structure With Reduced Day Messachuse

Another method to bring the channel into contact with the surface uses diffusion. The channel and top gate are diffused (possibly after diffusion to implant). The doping levels and diffusion times are deposition by ion implant). The doping levels and diffusion times are chosen such that the channel diffuses beyond the end of the top gate and reaches the surface. This approach can be farilitated by choosing a top gate dopant which has a lower diffusion coefficient than that of the channel.

The cop gate should be tred to the body which is the bottom gate of the drift region IEEE. A paresentarly effective way to accomplish this is to overlap the end of the drift region near the MOS channel with the body contact region. To be effective the body contact mist be higher in concentration than the channel so that it forms a continuous region borizontally and/or vertically to the body region.



ORRICK



Case 1:04-cv-01371-JJF

#### SEMICONDUCTOR SECTOR

0681V-JDB-28030

T9:	FROMS	DATE
T. N. Twosey	1. D. Besson	4424185
	4	

SUBJECT: Broadening of Parent Disclosure SK-395 "A High Voltage Lateral MOS Structure"

The disclosure describes an improvement to lateral drift region type HOS devices. Lateral translators can also be made using a similar lateral driff region. Such devices are described in the U.S. patents of Sirst (4,281,236) and Sugawara at at (4,419,685).

The same modification which I have disclosed to improve the MOS device can be used to improve the luraral bipolar devices. All the same design and Structure considerations apply. Fig. 4 illustrates a prior art device and one with the improvement of my disclosure. Fig. 2 illustrates an improved device in which the drift region does not extend all the way to the A emitter shield. The device can also be made as shown in Fig. 2 but with the emitter shield deleged.


Also illustrated in Fig. 2 is use of a deep diffusion to form the collector. Tois leads to higher breakdown voltage. Either the emitter step (se shown in Fig. 1) or a special step (as shown in Fig. 2) may be used to form the collector. The same is thoe for source and drain for the MOS device described in the original disclosure. The choice made will depend upon the desired device performance and does not affect the concept of the disclosure.

An extension of the concept which may be used to increase drain body breakdown for the MOS and collector base breakdown for the hippler device to shown in Fig. 3. The drift region extends outward from the entire perimeter of the drain of collector. In this case, it ages to mitigate the breakdown reduction due to junction curvature.

Planar diode breakdown improvement by use of a surface layer of the conductivity type of the surface region (drain or collector in these examples) which extends out from the perimeter of that layer is known prior arc. The improvement here is that a common set of process stepsproduces both a suitable breakdown improvement layer there Rover P or P over N cather than prior are single conductivity type) and an improved drift region.

JDB:dg

+191



Document 653-2

Filed 01/02/2008

Page 39 of 46

emitter shield


IN top gate

collector


em:Her


4190

Loteral PNP



P channel MOS







ORRICK, HERRINGTON & SUTCLIFFE LLP 1000 MARSH ROAD MCNLO PARK, CALIFORNIA 94025 TEL 650-614-7400 FAX 650-614-7401 WWW.ORRICK.COM

FAX	TRA	NSM	155	ION
-----	-----	-----	-----	-----

DATE April 24, 2006

NO. OF PAGES 2 (INCLUDING COVER SHEET)

fax

FROM

ne -

Brian VanderZanden

(650) 614-7629

<u>TO</u>

name company/firm

se(

Michael R. Headley Howard G. Pollack FISH & RICHARDSON P.C.

(650) 839-5071

William J. Marsden, Jr.

FISH & RICHARDSON P.C.

(302) 652-0607

Power Integrations v. Fairchild Semiconductor, et al.

tel

MESSAGE

Please see attached.



C-M-A 10414-25(7703)

Originals Will Not Follow By Regular Mail

IF YOU DO NOT RECEIVE ALL PAGES, PLEASE CALL (650)614-7303 AS SOON AS POSSIBLE.

THE INFORMATION CONTAINED IN THIS FACSIMALE TRANSMISSION IS INTERDED TO BE SENT ONLY TO THE STATED ADDRESSEE OF THE TRANSMISSION, IT MAY BE PROTECTED FROM UNAUTHORIZED USE OR DISSEMBATION BY THE ATTORNEY-CLIENT PRIVILEGE, THE ATTORNEY WORK-PRODUCT DOCTRINE, OR ANY OTHER APPLICABLE PRIVILEGE. IF YOU ARE NOT THE STATED ADDRESSEE, YOUR RECEIPT OF THIS TRANSMISSION WAS UNINTERDED AND INADVERTENT, AND YOU ARE HERBY HOTIFIED THAT ANY REVIEW, USE, DISSEMINATION, DISTRIBUTION, OR COPYING OF THIS COMMUNICATION IS STRICTLY PROHIBITED. YOU ARE ALSO ASKED TO NOTHLY US WHICH AND TO RETURN THE ORIGINAL DOCUMENT TO US WHICH AT THE ADDRESS ABOVE. THANK YOU IN ADVANCE FOR YOUR COOPERATION.

US\_WEST:23067832.1

### Exhibit G

### **REDACTED** IN ITS ENTIRETY

## Exhibit H

### **REDACTED** IN ITS ENTIRETY